

FT-Unshades2 overview

19th Feb 2019

Contents



- Introduction
- Injection coverage
- Supported FPGAs
- User interfaces
- Inputs & outputs
- AFTU: Analog FTU
- Users & collaborations

Introduction



FT-Unshades2: FPGA-based fault injection emulator (SEUs).

Also an analog utility, **AFTU** (SETs).



How does it work?





Injection coverage



Injections can be performed in:

- Flip-flops
- Block RAMs
- Distributed RAMs
- Configuration Bits (if in FPGA mode)

Supported FPGAs

- Currently:
 - Xilinx Virtex-5 (xc5vx70t)

Development:

• NanoXplore NG-MEDIUM

Planned:

- Xilinx Kintex Ultrascale (KU060)
- Intel Arria 10





User Interfaces



Two user interfaces:

- Shell (tntsh)
- Web interface (UFF)

olo	dbg	rar	n_36	et (0x00	0210	0100	0 32	20 0	D															
dło	clk	ste	ep 1	10																					
dio	dum	p 10	ogs	0 2	20																				
/r	am/I	RAMI	B36	X21	125,	/B:E	BIT	D.g	: 1	1 1	L 1	1 1	1	1 :	1 1 1	1 1	1	1 1	1	1 1	1	1			
/r	am/I	RAM	B36	X23	125	/B:E	BIT	D.f:	: 1	1 1	1 1	1 1	1	1 :	1 1	1 0	0	0 0	0 0	0 0	0 0	0 0			
/r	egis	stro	o/da	ata	out	. g:	: 00	0 00	0 00	0 00	0 00	0 00) 48	3 41	8 48	48	48	48	48	48	48	48	48	48	4F
F	4F																		-					استحد	
/r	edis	stro	o/da	ata	out	.f:	: 00	0 00	0 00	0 00	0 00	0 00) 48	3 41	8 48	48	48	48	49	49	49	49	49	49	4F
F	4F																		6.01.0						
*	dbg	fra	ame	rea	ad ()x0	0210	0100	0																
00	00	00	00	0.0	00	00	00	00	00	00	00	00	00	00	00										
00	02	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	00	00	00	07	02	FG	OB	00	00	00	00										
00	00	00	00	00	00	00	00	00	02	00	0.0	00	00	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	02	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	02	00	00										
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00										
00	00	00	00																						

		Mozilla Firefox	_ ;
ile <u>E</u> dit ⊻iew History	Bookmarks Too	ls <u>H</u> elp	
/ 💡 http://ftu.us.es/uff/	×		
👌 🖂 🇲 🕲 ftu.us.es/uff,	/		∽♂ ♣ ♠ ⋪ ♥ ◎ ∽ ⊛ 测 III =
Logged as hipolito 🕶			💽 esa 👔
🕹 counter_8bit_pa Ster	p cycles	🙏 Hierarchy 🛷 Run 🛞 Debug	=
	÷ a -	<i>₽</i> - ■	clk_step 10
1	cyple	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	obj_bind \$FPGA_CONFIG 2 xc_configure all
/data_out 5	cycles 0 cycles	00 01 02 03 04 05 06 05 04 03 02 01	clk step 5
of	ther	00 01 02 03 04 05 06 05 04 03 02 01	
🗌 📌 /enable 🔤 🔤	ntil next event		
🗆 📮 /ren		00 01 02 03 04 05 06 05 04 03 02 01	
		00 01 02 03 04 05 06 05 04 03 02 01	
🗌 📌 /rst_high			
		Ready	

Inputs & Outputs



Inputs:

- **Design Under Test** (must be synthesized for Virtex-5)
 - Either HDL, post-synthesis, or the user can generate the bitstream
 - A simple pin definition file (.pin) must be defined to automatically generate the correct (.ucf)
- Test Vectors (.vcd) or testbench from which to generate them

Inputs & Outputs



Outputs:

- Log of all SEU injections and output damages
- Architectural Vulnerability Factor, both total and by hierarchy
- Faulty output patterns can be recorded for further studies (feed them into a model of another part of the system)

If the number of possible injections is too high, statistical analysis can be applied.

AFTU



What is AFTU?



The Analog FTU Hardware Debugging System is a tool to evaluate the SEE sensitivity of analog/mixed signal circuits at transistor level

How does it Work?



AFTU takes a Spectre design...



How does it Work?



...emulates radiation conditions...



How does it Work?



... and evaluates vulnerabilities



Analog FT-Unshades



What does it do?

• Analyzes the effects of radiation on analog circuits

How does it do it?

- Instrument a circuit
- Create injectors
- Create watches
- Build the actual simulation

AFTU Workflow





Users & collaborations



- European Space Agency
- CERN (RD-50 collaboration)
- VEGAS project (NanoXplore, ST Microelectronics, Politecnico di Torino, Thales Alenia Space, CRISA, Airbus D&S, Universidad de Sevilla)
- TU Braunschweig (analysis of the NoC of Solar Orbiter's SoPHI instrument)
- IHP Microelectronics (evaluate radiation sensitivity of digital cells)
- CNA (National Accelerators Centre, Sevilla, Spain)





Hipólito Guzmán Miranda: hguzman@us.es Fernando Muñoz Chavero: fmunoz@us.es